List of Messages |
CAUSE: You assigned the specified fast PLL or enhanced PLL to the specified location. However, the Fitter cannot place the PLL because the PLL requires more clock output ports than are available in the PLL location.
ACTION: Modify the design so that the specified PLL uses fewer clock output ports, or assign the PLL to a PLL location which has enough clock output ports.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.