List of Messages |
CAUSE: You or the Fitter assigned PLLs or input clock pins to the specified side of the device. However, the PLLs and input clock pins require more of the specified clock types than are available on the specified side of the device. Click the + icon in the Messages window or in the Messages section of the Report window to display details on the location of the nodes and types of clock signals that the Fitter could not place.
ACTION: Assign PLLs and input clock pins to other sides of the device.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.