| List of Messages | |
CAUSE: The specified external clock port of the specified enhanced PLL drives more than the specified number of single-ended or differential output pins. However, the enhanced PLL must not feed more than the specified number of single-ended or differential output pins.
ACTION: Modify the design so the enhanced PLL feeds no more than the specified number of single-ended or differential output pins.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.