List of Messages |
CAUSE: You assigned the specified fast PLL or enhanced PLL to the specified location. However, the Fitter cannot place the PLL because the specified output clock port of the PLL needs more regional or global clocks than the PLL location on the device can provide.
ACTION: Modify the design so that the specified PLL uses fewer output clock ports, or assign the PLL to a PLL location that has enough regional or global clocks for the output clock port.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.