List of Messages |
CAUSE: You assigned an illegal Global Signal logic option setting for the specified clock output port of a fast PLL or enhanced PLL. The PLL clock output port can only accept Global Clock or Regional Clock settings as Global Signal assignments.
ACTION: Delete or change the Global Signal logic option setting for the PLL clock output port.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.