| List of Messages | |
CAUSE: The specified fast PLL does not use comparator input and the enable0 and enable1 outputs come from different counters. If the comparator input port is not used, the enable0 and enable1 outputs must come from the same counter.
ACTION: Modify the design so that enable0 and enable1 outputs come from the same counter of the fast PLL.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.