| List of Messages | |
CAUSE: The specified fast PLL uses the comparator input port, but the enable0 and enable1 outputs come from the same counter. If the comparator input port is used, the enable0 and enable1 outputs must come from different counters.
ACTION: Modify the design so that enable0 and enable1 outputs come from different counters of the fast PLL.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.