| List of Messages | |
CAUSE: You assigned more groups of DQS I/O and DQ I/O pins than can be placed on the device. Due to physical limitations, there can be at most two DQS I/O and DQ I/O groups of pins referenced by different system clocks.
ACTION: Modify the design so that there are only two DQS I/O and DQ I/O groups of pins driven by different clocks.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.