| List of Messages | |
CAUSE: The Fitter cannot place the specified fast PLL that drives differential I/Os because its specified clock input pin is placed at the specified location, which does not directly drive a clock input.
ACTION: Reassign the specified clock input pin to a dedicated clock pin or delete the assignment.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.