| List of Messages | |
CAUSE: The signal from the combout port of the specified DQS I/O pin does not drive the clock input port of the specified fan-out node. The signal from the combout port of a DQS I/O pin must drive the clock input port of a DDIO bidirectional pin.
ACTION: Modify the design so that the signal from the combout port of the DQS I/O pin drives only a clock input port of a DDIO bidirectional pin that has its input registers implemented in the I/O (not LCells).
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.