List of Messages |
CAUSE: The specified DQS I/O pin is referenced by a different system clock than the other DQS I/O pins in its double data rate (DDR) pin group. All DQS I/O pins in a DDR pin group must be referenced by the same system clock.
ACTION: Modify the design so that the DQS I/O pin is referenced by the same system clock as the other DQS I/O pins in its DDR pin group.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.