| List of Messages | |
CAUSE: The Fitter cannot place the specified system clock pin on the same side of the device as the DQS I/O pins driven by it. The PLLs or dedicated clock pins on that side of the device are already occupied.
ACTION: Change the location assignments of other pins to make room for the DQS I/O system clock pin.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.