List of Messages
Parent topic: List of Messages

ID:186357 DQS I/O pin "<name>" is driven by "<name>" but must be driven by "<name>", the same PLL output as the following DQS I/O pins in its group

CAUSE: The specified PLL different from the PLL driving the other DQS I/O pins in its group.

ACTION: Modify the design so that all DQS I/O pins driven by the same system clock are driven by the same PLL output.

Parent topic: List of Messages

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.