| List of Messages | |
CAUSE: The design contains more DQS I/O pins than the number of available DQS I/O pins in the device.
ACTION: Remove the DQS Phase Shift and DQS Frequency logic options from some of the pins.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.