| List of Messages | |
CAUSE: The specified DQS I/O pin has an Input Delay from Dual-Purpose Clock Pin to Fan-Out Destinations logic option assignment. This assignment is not allowed on a DQS I/O pin.
ACTION: Specify the delay setting on the DQS I/O pin using the DQS Delay logic option.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.