| List of Messages | |
CAUSE: All differential I/O SERDES receivers that are driven by the specified fast PLL do not have the same CORE_CLK input port source. All differential I/O SERDES receivers that are driven by a fast PLL must have the same CORE_CLK input port source.
ACTION: Modify the design so that all differential I/O SERDES receivers that are driven by the fast PLL have the same CORE_CLK input port source.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.