| List of Messages | |
CAUSE: The registers feeding the specified DQS I/O or DQ I/O pin are not driven by a clock that is generated by a PLL, but they must be driven by a clock generated by a PLL.
ACTION: Modify the design to use a PLL to generate a clock that can be used to drive the registers feeding the DQS or DQ I/O pin.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.