List of Messages |
CAUSE: Double data rate (DDR) pin group has fewer than two registers generating the output enable signal for the specified DQS I/O or DQ I/O pin, but it must have at least two registers to generate the output enable signal.
ACTION: Modify the design to use at least two registers to generate the output enable signal for the DQS or DQ I/O pin.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.