List of Messages |
CAUSE: The specified input clock pin drives more than one fast PLL. You assigned different differential I/O standards to the input clock and the differential I/O pins of at least one of the fast PLLs.
ACTION: Modify the design so that the input clock and all differential I/O pins of all the fast PLLs driven by this input clock have the same differential I/O standard.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.