List of Messages |
CAUSE: The specified gigabit transceiver block (GXB) clock input pin drives a PLL that is not a GXB transmitter PLL or fast PLL. The pin must be placed inside a quad due to I/O standard or location assignments. However, clock input pins that drive a PLL that is not a GXB transmitter PLL or fast PLL cannot be placed inside quads; they can be placed only in dedicated locations. As a result, the Fitter cannot place the GXB clock input pin.
ACTION: Delete or change the I/O standard or location assignment for the GXB clock input pin.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.