List of Messages |
CAUSE: The specified cruclk input frequency of the specified gigabit transceiver block (GXB) receiver channel does not match the specified output clock frequency of the PLL that feeds this connection. The cruclk input frequency of the GXB receiver channel must match the output clock frequency of the source PLL.
ACTION: Modify the design so that the cruclk input frequency of the GXB receiver channel matches the output clock frequency of the source PLL.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.