List of Messages |
CAUSE: More than one node drive the clock input of the specified (PLL) via the cascade connection and not through a global, regional, or periphery clock network. This error may occur if the PLL is driven by another PLL and by a clock output from a HSSI block.
ACTION: Assign one of the nodes to drive to this PLL via the clock network.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.