List of Messages |
CAUSE: The specified phase-locked loop (PLL) needs to use the specified number of external clock output pins that use a differential I/O standard, but the external clock output pins exceed the maximum that are supported by any PLL on the device.
ACTION: Reduce the number of external clock outputs in the design.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.