List of Messages |
CAUSE: You assigned the specified enhanced PLL to use zero-delay buffer or external feedback mode. However, the Fitter cannot place the specified input clock of the specified PLL because the Fitter cannot find a dedicated input clock I/O location to place the specified input clock, or you assigned the Global Signal option with a value of global or regional clock from the specified input clock to the specified PLL.
ACTION: Assign the specified input clock to an input clock I/O location that feeds the specified PLL through dedicated routing. Remove any global or regional clock Global Signal option assignments from the specified input clock to the specified PLL.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.