List of Messages |
CAUSE: You assigned the specified enhanced PLL to use zero-delay buffer mode. However, the Fitter cannot place the specified compensated output clock pin of the specified PLL, because the Fitter cannot find a dedicated output clock I/O location to place the output clock pin.
ACTION: Assign the compensated output clock pin to an output clock I/O location that is fed by the PLL through dedicated routing.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.