List of Messages |
CAUSE: You or the Fitter assigned the specified fast PLL or enhanced PLL to the specified location. However, the Fitter cannot place the PLL because the specified input clock port to the PLL needs to use global or regional clock but no global clock pin is available.
ACTION: Modify the design so that the specified PLL uses fewer input clock ports, or assign the PLL to a PLL location that has enough regional or global clocks for the input clock port.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.