List of Messages |
CAUSE: The Fitter cannot assign the specified PLL input clock to the specified I/O pin. The PLL input clock feeds more than one PLL. PLL input clocks that feed more than one PLL must use global or regional clocks. However, the specified I/O pin has no access to global or regional clock signals. This message is a submessage of the message that precedes it in the Messages window and in the Messages section of the Report window.
ACTION: Assign the specified PLL input clock to a different I/O pin.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.