List of Messages |
CAUSE: You assigned logic cells to the specified DSP block. The assigned logic cells use too many different types of pipeline register configurations to fit in the section of the DSP block.
ACTION: Change the location assignment of some of the logic cells, which are assigned to the DSP block.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.