List of Messages |
CAUSE: The specified fast PLL is driving dynamic phase alignment (DPA) channels with the specified differential I/O data rate. However, the target device can support only the specified maximum differential I/O data rate for DPA channels.
ACTION: Modify the design so that the differential I/O data rate is less than or equal to the specified maximum differential I/O data rate for DPA channels of the target device.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.