List of Messages |
CAUSE: The delayctrlout port of the specified delay locked loop (DLL) feeds the specified number of DQS I/O pins, which in turn feed the specified number of DQ I/O pins. However, the number of DQ I/O pins and the dedicated DQS bus connections from the DQS I/O pins to those associated with the specified DLL through the dedicated delayctrlout output port exceeds the maximum number allowed. That maximum number includes nDQS and DQVLD locations being used as DQ.
ACTION: Modify design to reduce number of DQ I/O pins associated with the specified DLL or choose a larger device.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.