List of Messages |
CAUSE: The specified input clock pin drives the specified non-DPA RX fast PLL.
ACTION: Modify the design so that the input clock pin drives no more than the maximum number of non-DPA RX PLLs or change the driven SERDES to be in DPA-mode.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.