List of Messages |
CAUSE: The specified PLL clock output uses a counter that cannot drive the specified input of the specified LVDS receiver or transmitter.
ACTION: Choose a different counter that can drive the specified input of the specified LVDS receiver or transmitter.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.