List of Messages |
CAUSE: You attempted to compile a design with incorrect PAD_TO_CORE_DELAY settings. An inter-region signal may have at most one PAD_TO_CORE_DELAY setting per secured destination region.
ACTION: Remove the incorrect PAD_TO_CORE_DELAY settings.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.