List of Messages |
CAUSE: You attempted to compile a design with incorrect assignments. The specified signal is not an output of the LogicLock region to which its LL_SIGNAL_SECURITY_LEVEL refers.
ACTION: Remove the incorrect LL_SIGNAL_SECURITY_LEVEL assignment, and then try to compile the design again.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.