| List of Messages | |
CAUSE: You assigned logic cells from the specified region to floating LogicLock regions. However, the assignments do not match the location assignments located in the cluster file (.pac). Floating LogicLock regions cannot overlap. Reserved regions must contain all of the cells from the specified region.
ACTION: Remove or change the LogicLock assignments for the logic cells of the specified region. You can also change the floating LogicLock regions to soft regions.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.