List of Messages
Parent topic: List of Messages

ID:169023 Too many pins (<number>) in I/O bank <name> assigned near VREF pin <name> -- no more than <number> are allowed near the VREF pin

CAUSE: You assigned the specified number of pins to the specified I/O bank near the specified VREF pin. However, the number of pins exceeds the limit for that VREF bank and can cause instability in the VREF voltage, which can cause any inputs depending on that VREF pin to be read incorrectly.

ACTION: Reassign some of pins to a different VREF bank. To display I/O banks, open the Chip Planner and turn on I/O bank display IN the Layers Settings dialog box.

Parent topic: List of Messages

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.