List of Messages |
CAUSE: The PLL's clock input can be driven from multiple refclk pins, cascaded from one core PLL and one core signal. However, this PLL has more than one core signal driving the clock input.
ACTION: Remove the extra core signals or add a refclk compatible I/O standard assignments to the pins driving the PLL clock inputs.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.