| List of Messages | |
CAUSE: The specified ATX PLL driving the specified transceiver's TX clock input must be placed to an adjacent location.
ACTION: Remove or change the location assignments on transceiver related atoms or pins.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.