| List of Messages | |
CAUSE: Pin and I/O clock divider with different synchronous reset mode or driven by different sclr signal cannot be placed at the same I/O location.
ACTION: Modify the location assignment so that the location is legal.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.