| List of Messages | |
CAUSE: The I/O clock divider node is not connected to any DQS/DQ/DM pin of a DQ group.
ACTION: Modify the design so that the I/O clock divider is connected to the DQS/DQ/DM pin of a DQ group.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.