List of Messages
Parent topic: List of Messages

ID:16249 Design contains a DQ_GROUP or DM_PIN assignment, but there is no PHY clock buffer in the design. Remove the DQ_GROUP or DM_PIN assignment.

CAUSE: Your design has external memory interface (EMIF)-specific pin assignment--either the DQ_GROUP or DM_PIN assignment, but does not contain a PHY clock buffer, which is required to use the EMIF pin assignment.

ACTION: Remove DQ_GROUP or DM_PIN assignment. Use Q's or the IP Parameter Editor to work with external memory interface IP cores and pins.

Parent topic: List of Messages

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.