| List of Messages | |
CAUSE: The DQS I/O pin is constrained to a pin that is already reserved for on-chip termination (OCT).
ACTION: Modify the design so that this pin has a different location constraint, or modify the location constraints on pins requiring on-chip termination.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.