| List of Messages | |
CAUSE: Input clock of a DDIO node associated with DQS/DQ/DM pin is not driven by PHY Clock Buffer.
ACTION: Modify the design so that the input clock of the DDIO node is connected to a PHY Clock Buffer.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.