List of Messages |
CAUSE: The external memory or PHYLite interfaces in the same I/O column are driven by different clock or reset signals.
ACTION: Make sure that external memory or PHYLite interfaces constrained to the same I/O column use the same clock/reset signal.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.