List of Messages |
CAUSE: Your design contains a memory interface configuration that might not function correctly in the selected Stratix V Engineering Sample (ES) device with the current I/O pin placement.
ACTION: For more information about resolving this issue, refer to the top-level message.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.