List of Messages |
CAUSE: The specified PLL is used to compensate an LVDS clock network. In this case, the fbin input of the specified PLL must be driven by the fbout output of the same PLL.
ACTION: Make sure the fbin input and the fbout output of the specified PLL are connected properly.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.