List of Messages |
CAUSE: You restricted the specified counter for specified clock outputs of the specified PLL with the Force PLL Output Counter logic option (that is, the PLL_FORCE_OUTPUT_COUNTER option is used to specify the counter used in the Quartus Prime Settings File (.qsf)). Only one counter can be used for each clock output.
ACTION: Change counter assignments so each clock output is assigned a different counter.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.