List of Messages |
CAUSE: The specified input clock port of the specified PLL is connected but the corresponding inclk_frequency parameter was not specified.
ACTION: Specify the inclk_frequency parameter or disconnect the input clock port.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.