List of Messages |
CAUSE: When the PLL is using external feedback, the clock with the board-level connection must be connected a pin.
ACTION: Update the design so that the clock with the board-level connection is connected to a pin. If you are using virtual I/O pin on the clock, make sure it is disabled.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.