List of Messages |
CAUSE: The specified clock output port of the specified PLL is connected, but the clock multiply_by or divide_by parameters are not correctly specified. All output clock ports that are used must have valid multiply and divide settings.
ACTION: Specify the multiply_by and divide_by parameters or disconnect the specified clock output port.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.